Имате нужда от повече?
Количество | |
---|---|
1+ | € 10,580 |
10+ | € 7,640 |
25+ | € 7,420 |
100+ | € 7,200 |
300+ | € 6,720 |
500+ | € 6,590 |
Информация за продукта
Преглед на продукта
The DS1100LZ-500+ is a 3.3V 5-tap economy timing element (delay line) in 8 pin NSOIC package. It is characterized for operation over the range 3V to 3.6V. The DS1100LZ-500+ delay line has five equally spaced taps. It is offered in surface-mount packages to save PCB area. This 5-tap silicon delay line reproduces the input-logic state at the output after a fixed delay of 500ns and it has 100ns delay time per tap. It is designed to reproduce both leading and trailing edges with equal precision. Each tap is capable of driving up to 10 74LS loads.
- Supply voltage range is 3V to 3.6V
- Operating temperature range from -40°C to 85°C
- Delays are stable and precise
- Low power CMOS and TTL/CMOS compatible
- Vapour phase and IR solderable
Приложения
Clock & Timing
Предупреждения
Market demand for this product has caused an extension in leadtimes. Delivery dates may fluctuate. Product exempt from discounts.
Бележки
ADI products are only authorized (and sold) for use by the customer and are not to be resold or otherwise passed on to any third party
Технически характеристики
500ns
5
3.6V
8Pins
85°C
MSL 1 - Unlimited
100ns
3V
NSOIC
-40°C
-
No SVHC (21-Jan-2025)
Технически документи (2)
Сродни продукти
2 Намерени продукта
Законодателство и околна среда
Страна, в която е реализиран последният важен производствен процесСтрана на произход:Philippines
Страна, в която е реализиран последният важен производствен процес
RoHS
RoHS
Сертификат за съответствие на продукта